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Abstract. The work deals with the design of the 12-bit 
Delta-Sigma () modulator using switched capacitors 
(SC) technique. The modulator serves to vibration sensor 
output processing. The first part describes the modu-
lator parameters definition. Results of the proposed topo-
logy ideal model were presented as well. Next, the  mo-
dulator circuitry on the transistor level was done. The 
ONSemiconductor I2T100 0.7 m CMOS technology was 
used for design. Then, the modulator nonidealities were 
simulated and implemented into the MATLAB ideal model 
of the modulator. The model of real  modulator was 
derived. Consequently, modulator coefficients were optimi-
zed. Finally, the corner analysis of the  modulator with 
the optimized coefficients was simulated. The value of 
SNDR = 82.2 dB (ENOB = 13.4 bits) was achieved. 
Keywords 
Vibration sensor, Delta-Sigma modulator, Switched 
Capacitor technique, MATLAB model.  
1. Introduction 
Currently, the vibration sensors usually used in the 
industry are fabricated in steel body. The sensor is attached 
to analyzed source of vibration by metric thread (e.g. pro-
ducers Viditech [1], Wilcoxon [2], Imi sensors [3], etc.). 
These sensors are usually based on the use of piezo-resis-
tive material, CCLD (Constant Current Line Drive) sensors 
or motion sensors that use micro-balls in the capsule [4], 
[5]. Vibration sensor is composed of both the sensor itself 
and electronic circuits. Electronic circuits process the sen-
sor output signal and occupy the most area. 
Even though, the vibration sensor has relatively small 
dimensions, the evaluation electronics implemented on the 
PCB increases the sensor final size. The evaluation elec-
tronics usually consists of analog filter, Analog to Digital 
Converter (ADC), signal processing circuits (e.g. Digital 
Signal Processor - DSP) and communication interfaces. 
Implementation of the evaluation electronics in integrated 
circuit would allow significant miniaturization of the 
sensor. 
 
a)                            b) 
Fig. 1.  Examples of the vibration sensors: a) industry sensor 
capsule, b) microball sensor. 
Frequency band of the vibration sensor output is usu-
ally in the range from 10 Hz to 5 kHz. These parameters 
are not critical. Nevertheless, the industrially manufactured 
sensors usually have resolution of the AD conversion from 
10 to 12-bit (e.g. Viditech [1] sensor type ATW08). Many 
converters based on different principles (integration, suc-
cessive approximation, pipelined,  modulator) could be 
used for processing the sensor output signal. 
The paper discusses the design of  modulator. The 
modulator together with digital filter (decimator) composes 
AD converter. It is one of the main components of the 
vibration sensor evaluation electronics. 
Similarly to converters based on the other conversion 
principles there are a number of the  modulator struc-
tures (e.g. cascaded, MASH or multi-bit [6-9]). The easiest 
way to implement  modulator is probably a cascade 
structure (first to third order). Nevertheless, it is difficult to 
ensure modulator stability in the case of high-order modu-
lators [6-10]. The cascaded structures can be generally 
divided into DIFF (Distributed Input and Forward Feed-
back) and DIDF (Distributed Input and Distributed Feed-
back) [6], [7]. 
The last step is the selection of technology and circuit 
techniques, which will implement the modulator. The se-
lected technology determines the technological parameters 
of the components. Applicable compensation techniques 
primarily depend on used circuit technique (e.g. the overall 
noise reduction [11-15], operational amplifiers offset 
minimizing [14-16], etc.).   
The article describes development procedure of the 
modulator using SC technique step by step (from 
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choosing an appropriate structure to implement into the 
transistor level).  
2. The Design Background  
The chip manufacturing technology, circuit technique, 
principle of the converter function and its structure are 
selected during the ADC design preparation.  
2.1 Definition of Parameters of the Converter 
and Structure Selection 
The first step is a proper definition of the converter’s 
parameters, we want to achieve. The chip manufacturing 
technology usually influences many modulator parameters, 
e.g. supply voltage, voltage swing, maximal frequency, etc.   
In our case, the converter was designed in CMOS technol-
ogy ON Semiconductor I2T100 0.7 m (I2T100). The 
constraints resulted from the technology must be taken into 
account when the structure and principle of the converter is 
chosen. In case of I2T100 technology, the required pa-
rameters are reported in Tab. 1. 
 
Parameter Symbol Value Unit 
Clock frequency fvz 2 MHz 
Bandwidth fBW 5 kHz 
Effective number of bits ENOB 12 - 
Signal to Noise Ratio SNR 74 dB 
Supply voltage VSS 5 V 
Common mode voltage VCM 2,5 V 
Signal amplitude vINm 2 V 
Tab. 1.  Defined converter parameters. 
The implemented converter is based on the  
modulation principle. The second order of the modulator 
was chosen. The OSR of the proposed converter is  
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Theoretically, this modulator could achieve a Signal 
to Noise Ratio (SNR) [10] 
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where N is order of the modulator. Value of approximately 
104 dB is only theoretical and can’t be achieved in real 
application. However, this result verified the required 
parameters met for designed  modulator. 
2.2 The Selection of Transfer Coefficients of 
the Modulator  
The achievable SNR is defined by the noise transfer 
function (NTF) and signal transfer function (STF) given by 
modulator structure. In our case, the chosen structure is 
CIDIDF, whose ideal model is shown in Fig. 2. The zero 
values of the coefficients b2 and b3 lead to increased 
stability of the modulator. However, it is balanced by 
reduction of achievable SNR.  
 
Coefficient Value 
a1 0.75 
a2 0.75 
b1 0.75 
b2 0 
b3 0 
c1 1 
c2 3 
Tab. 2. The chosen values of the coefficients. 
The remaining coefficients (Tab. 2) were chosen 
according to recommendations in [8]-[10].  
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Fig. 2.  Ideal model of the second order  modulator in MATLAB SIMULINK.
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2.3 The Ideal Modulator Simulations 
Even if the SNR value is important, the most signifi-
cant indicator of the converter quality is Signal to Noise 
and Distortion Ratio (SNDR or SINAD). Assuming the 
ideal modulator model the attainable SNDR value with 
selected coefficients is  
 dBSNDR 3.99 ,  (3) 
as can be observed in Fig. 3 that describes the power 
spectral density of the modulator output signal. 
 
Fig. 3.  Power spectral density output of the ideal modulator 
with coefficients according to Tab. 2. 
It would seem that the lowest SNDR has to be meas-
ured at the fBW due to modulator noise shaping feature. 
However this assumption is not correct. When the SNDR in 
the frequency band is examined, the 3rd harmonic of the 
input signal that produces the most amount of the distortion 
is out of the calculation. The degradation of SNDR is 
caused by intrinsic slew-rate limitation of  modulator 
[9]. Fig. 4 describes the dependence of SNDR on the fre-
quency of the modulator input signal. The graph shows that 
there is a significant decline in value of SNDR at the input 
signal frequency equal to one third of the frequency on 
border of the modulator bandwidth. 
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Fig. 4. Dependence of SNDR on the input signal frequency 
(non optimized transfer parameters). 
To verify whether the modulator meets the required 
SNDR value it is necessary to determine its value depend-
ence on the frequency  
 BWt ff 3
1 . (4) 
The lowest SNDR of the ideal modulator throughout 
the frequency bandwidth was found SNDR = 82.8 dB. 
3. Design and Modeling of the 
Modulator Fundamental Blocks  
There is a possibility to mathematically modeling the 
modulator and its transfer functions by arbitrary pa-
rameters. It allows using more or less the noise modulating 
potential. But if the real behavior of circuits is taken into 
account, it could radically change the modulator parame-
ters. 
The next step during the modulator design is creation 
of the basic blocks in the CADENCE software and their 
model in MATLAB. Block diagram of the proposed 
modulator on hardware level is shown in Fig. 5.  
Fig. 5.  Block scheme of the  modulator. 
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Non-ideal properties of the basic blocks that should 
be taken into account in the modulator simulations are as 
follows: operational amplifier, switch, quantization circuit 
(comparator) and Digital to Analog Converter (DAC). 
 
Block Parameter Initial value Weight 
OpAmp gain  82 dB 1.9642 
OpAmp slew rate 18 V/µs 0.1043 
OpAmp bandwidth 22 MHz 0.8526 
1.
In
te
gr
at
or
 
OpAmp offset  8 V 1.2732 
OpAmp gain  82 dB 0.7067 
OpAmp slew rate 18 V/µs n.s. 
OpAmp bandwidth 22 MHz n.s. 
2.
In
te
gr
at
or
 
OpAmp offset  8 V 1.3514 
Level error 1 mV 0.1941 ADC Hysteresis 1 mV 0.1040 
DAC Output level error 
(-5%/+10%) 
2.5 V 5.0182 
Tab. 3.  Influence of the parameter change about  
-50 %/+100 % on modulator SNR. 
The weights of the parameter change are written in 
Tab. 3. Data were obtained by equation  
 [%]100.%50%100
v
vva    (5) 
where a is a percentage weight of the property change and 
v represents value of the property. The DAC output level 
error has the highest influence on the modulator’s SNDR. 
On the other hand, change of the slew rate and bandwidth 
of the second integrator operational amplifier has practi-
cally no influence on SNDR. 
3.1 Operational Amplifier  
The fully differential SC operational amplifier is used 
in the integrator. The simplified circuit diagram is shown in  
Fig. 6. Operational amplifier parameters were incorporated 
into the mathematical model implemented in MATLAB 
(see Fig. 7) after the proposal on the transistor level. 
Operational amplifier is characterized mainly by high-
bandwidth (22 MHz), high slew rate (18 V/s) and low 
input capacitance (800 fF). 
 
Fig. 6.  Simplified circuitry of the used integrator.  
3.2 Comparison of the Results  
As should be expected, when the ideal model of the 
modulator was extended with operational amplifier and 
real switch properties, the achievable SNR was reduced to 
86 dB at fBW respectively to 79 dB at 1/3 fBW. Graph 
comparing the ideal and achieved power spectral density is 
in Fig. 8. 
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Fig. 7. Model of the second order  modulator with component non-idealities in MATLAB SIMULINK.
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Fig. 8.  Power spectral density of the second order  
modulator (ideal and designed). 
4. Optimization of the Transfer 
Coefficients and Corner Analysis  
Real properties of the  modulator basic blocks 
change the modulator transfer function and final SNDR. 
However, thanks to knowledge of these properties the 
modulator transfer coefficients could be optimized.  
 
Coefficient Value 
a1 1 
a2 1 
b1 1 
b2 0 
b3 0 
c1 1.6 
c2 4 
Tab. 4.  Optimized values of the modulator coefficients.  
It is possible to reach efficient noise modulation. However, 
it is sacrificed by maintaining of modulator stability. There 
are many ways to optimize the modulator transfer 
coefficients.  
 
Fig. 9.  SNR on signal frequency dependence (optimized 
coefficients values). 
The neural network was used for transfer coefficients 
optimization. Values of the used transfer parameters are 
reported in Tab. 4. The previous figure shows that the 
modulator SNDR increased by 8.4 dB in comparison to real 
modulator with non-optimized transfer parameters. 
4.1 Corner Analysis 
When designing any type of circuit on the chip, espe-
cially analog, it‘s necessary to verify whether the resulting 
circuit implementation meets the requirements under all 
boundary conditions - temperature, substrate parameters, 
etc. The analysis result shows only difference at DC spec-
tral line. First, it‘s appropriate to determine the worst case 
scenario for the chosen boundary conditions coefficients 
(see Tab. 1). We can determine the worst case configura-
tion for further testing depending on the worst result of the 
corner analysis. This information saves a lot of time. It 
should be noted that at least 8 spectral lines in a band is 
required while spectral analysis is examined for adequate 
testing behavior throughout the modulator bandwidth. 
High value of the OSR leads to spectral analysis with high 
resolution necessity. It naturally leads to obtain large 
amounts of data and long time simulations. 
 
Fig. 10. Designed modulator topology.  
Thanks to MATLAB model of the modulator 
accuracy the obtained value of the SNDR after post-
simulation practically coincides with the simulation results 
from MATLAB. 
5. Conclusion 
The paper describes the design of the 12-bit  
modulator using switched capacitor technique. The 
modulator is utilized for vibration sensor output signal 
processing. The design is explained step by step from tech-
nology choice and modulator circumstance through simu-
lation of the ideal modulator, design fundamental blocks on 
transistor level, design of the real modulator model to 
transfer coefficients optimization and final modulator 
parameter measurement. The ONSemiconductor I2T100 
0.7 m technology was used. Proposed  modulator was 
simulated and simulation conditions were discussed as 
well. The final value of SNDR for the worst conditions 
reached 82.2 dB (ENOB = 13.4 bits). Die size of the 
modulator is 0.5 mm2.  
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